Abstract-A large class of transcendental equations involving exponentials can be made explicit using the Lambert W function. In the last fifteen years, this powerful mathematical tool has been extensively used to find closed-form expressions for currents or voltages in circuits containing diodes. Until now almost all the studies about the W function in circuit analysis concern the Kirchhoff (K) domain, while only few works in the literature describe explicit models for diode circuits in the Wave Digital (WD) domain. However explicit models of NonLinear Elements (NLEs) in the WD domain are particularly desirable, especially in order to avoid the use of iterative algorithms. This paper explores the range of action of the W function in the WD domain; it describes a procedure to search for explicit wave mappings, for both one-port and multi-port NLEs containing diodes. WD models, describing an arbitrary number of different parallel and anti-parallel diodes, a transformerless ring modulator and some BJT amplifier configurations, are derived. In particular, an extended version of the BJT Ebers-Moll model, suitable for implementing feedback between terminals, is introduced.
I. INTRODUCTION
W AVE digital filter (WDF) theory was introduced by Fettweis [1] in the early 70s as a method for designing digital filters through the discretization of analog circuits. A WDF is the result of a linear mapping of circuit port variables in the Kirchhoff (K) domain (voltages and currents) onto variables in the Wave Digital (WD) domain (incident and reflected waves). The presence of reactive components in the circuit also requires a bilinear transformation (from the Laplace domain to the Z domain) in the discretization process. In compliance with circuit theory, components are thought of as connected to each other through ports. A port in the K domain is characterized by a pair of signals (current I and voltage V , respectively). In the WD domain a port is described by a different pair of wave signals (incident wave a and reflected wave b, respectively). The 
where R 0 is a (non-zero) free parameter called "reference port resistance." Modeling WD networks requires balancing such free parameters in a port-wise fashion, in order to avoid delayfree loops and make the implementation computable. Despite the initial motivations, the interest in WDF theory has kept steadily strong throughout the decades, as it progressively shifted from filter design to circuit emulation, with numerous new applications to sound synthesis through physical modeling [2] and virtual analog modeling [3] . In the WD domain we can closely simulate the behavior of a reference circuit in a modular and efficient fashion. Moreover, unlike classical circuit simulation tools such as SPICE, WDFs ensure that many of the good properties of the analog reference circuit will be preserved. For example, passivity and losslessness of analog circuits are preserved by their WD implementation [4] . Furthermore, the behavior of a WD implementation will be insensitive to the quantization of coefficients. This means that a WD implementation will be able to offer a good dynamic range with modest accuracy requirements. In addition, the sensitivity properties of WD implementations also guarantee stability under mild conditions, producing structures that tend to exhibit neither limit cycles nor zero-input parasitic oscillations [5] . Finally, this inherent robustness makes working in the WD domain particularly suitable for interactive real-time applications, where model parameters are altered on the fly, as opposed to the off-line simulations performed by SPICE. Moreover, parameter update turns out to be easier using WD Structures (WDSs) w.r.t. other physical modeling approaches developed for real-time applications, such as the nonlinear state-space formulation, as discussed in [6] . As an example of the major complexity of parameter update using nonlinear state-space systems we refer to [7] . Originally conceived for modeling a linear circuit, WDF theory turned out to be suitable also for describing circuits containing NonLinear Elements (NLEs) without and with memory [8] , [9] . In particular, relevant examples of nonlinear circuits in the WD domain for virtual analog applications involve diodes [10] - [13] , vacuum tubes [14] - [17] , BJTs [18] , [19] as well as transformers [20] .
Most classical WD implementations are tree-like structures (e.g., Binary Connection Tree [21] ). The leaves of such trees are one-port linear elements, while the nodes are adaptors. There are also some circuits that exhibit special interconnection topologies resulting in WDSs that are not binary-tree-like. Such cases can be addressed using SPQR graph decomposition [19] , [22] - [24] , which remaps the WDS into a tree through the introduction of special (R-type) nodes. One inherent weakness of WDSs is that they can only accommodate one NLE at a time (see [21] ), which must be placed at the root of the tree. Some strategies for overcoming this limitation are described in [3] and consist, for example, of consolidating the NLEs of the reference circuit into a single multi-port NLE. A first example of application of this approach is presented in [17] . The implementation of WD multi-port NLEs, however, very often requires the solution of multidimensional systems of implicit equations, which are very hard to turn into a set of explicit WD equations. A possible remedy, adopted in [17] , consists of iteratively finding a solution of the system of equations at every time step. This solution, however, is rather demanding from the computational standpoint, and the convergence of these iterative methods might raise some issues, particularly as the dimensionality of the solution space increases. For these reasons, explicit equations describing the NLE are generally preferable. One method that goes in this direction is proposed in [18] and is based on a piecewise linear approximation of the consolidated NLE. In this work we take a completely different route, seeking exact solutions for a specific class of NLEs.
In circuit theory, there exists a wide class of nonlinearities that exhibits an exponential behavior (e.g., diodes). A good property of many exponential equations is that they can be explicitly solved using the Lambert W function [25] . Banwell and Jayakumar [26] first exploited this property by finding a closed-form expression for the current that passes through a diode in series with a resistance and a voltage generator. Banwell also derived explicit solutions for currents in some circuits containing BJTs [27] . In the WD domain the W function was used in [11] to find a wave mapping of a one-port NLE representing the Shockley diode model. In this manuscript we start from Banwell's approach and explore its applicability to WD circuit models. With this purpose in mind, we define a new family of multi-port exponential NLEs characterized by explicit wave mappings.
Section II defines the W function and focuses on its use in the analysis of diode circuits. Section III describes a procedure for deriving explicit wave mappings of one-port exponential NLEs and presents a new WD model of an arbitrary bank of different parallel and anti-parallel diodes. Section IV extends the procedure of Section III to the multi-port case, by introducing a new type of port that is necessary for modeling multi-port elements. We then present a new family of multi-port exponential NLEs and describe some Simplified Models that are useful to widen the class of implementable circuits. Section V presents some examples of application focused on, but not limited to, audio circuitry, such as the asymmetrical electrical damper (used in envelope generation), the ring modulator (a common audio effect) and three configurations of BJT amplifiers. In particular we introduce an extended version of the Ebers-Moll model of the BJT, which is suitable for implementing the feedback between terminals. Section VI concludes this paper.
II. LAMBERT FUNCTION BACKGROUND IN DIODE CIRCUITS ANALYSIS
The so called Lambert function W (z) is a well known set of functions of the complex variable z [25] , which is implicitly defined by the exponential equation
In this work we will restrict the domain of the W function, turning z into a real variable x, so that also W (x) becomes real.
In particular we will exploit an application of the W function proposed in [25] , which allows us to find an explicit solution of exponential equations of the form
with p > 0, c, θ = 0, d and β real parameters and y a real variable. These equations, in fact, can be solved in closed form with respect to the variable y as
For the evaluation of W (x) we suggest the same iterative approach mentioned in [11] and described in [28] , as it is suitable for real time circuit simulation purposes. According to such approach we can write 
A. Applications in the K Domain
The W function made its first appearance in circuit theory with the work of Banwell and Jayakumar [26] , which derived a closed-form expression of the current flowing through a diode connected to a voltage source V E and a series resistance R E , as in Fig. 4(a) . In the Shockley model the relationship between diode current I and voltage V is
where e is Napier's number, V t is the thermal voltage, η is the ideality factor and I s is the saturation current of the diode. The problem approached in [26] was finding a closed-form 
proposed in [26] , is usually referred to as Generalized Diode Equation (GDE). This result was later extended by Banwell by considering V E and R E as a generic resistive Thévenin equivalent [27] . He considered some BJT circuits, whose linear parts can be reduced to Thévenin equivalents, and found analytical solutions.
The study of circuits with diodes is quite common in the photovoltaic field, as the typical models for ideal solar cells involve a parallel bank of diodes, representing the silicon p-n junction, in parallel with a current source. In order to describe real solar cells, a series resistance and a parallel shunt resistance are often added to the model. This is, therefore, one case where the GDE can be put into use. The GDE was, in fact, applied to the solar cell model in [29] and an explicit solution for the current passing through a single exponential junction with a parasitic series and two parasitic parallel shunt resistances was found. Following these results, techniques for estimating solar cell parameters exploiting the W function [30] - [32] were developed. New analytical methods for extracting diode parameters [33] , [34] were proposed shortly after.
Real semiconductor p-n junctions, are known to exhibit multiple simultaneous conduction mechanisms, usually described with multi-exponential models, characterized by a parallel bank of diodes with different ideality factors and saturation currents as shown in [35] , [36] . In these works the junction model with N conduction mechanisms presented in Fig. 1 is approximated by the alternative model in Fig. 2 . The global Thévenin resistance R E is replaced by N individual series resistances λ n R E being 1 ≤ n ≤ N . λ n are positive real parameters that must be tuned carefully in order to obtain the best approximation. The alternative model is equivalent to the original one only if all the diodes are identical and we set λ n = N for each branch. In the other cases, however, we can still obtain good approximations. Using the alternative model, an exact closedform solution for the currents passing through the diodes can be found [35] , [36] . The resistances λ n R E allow us to compute the currents passing through each individual branch using the GDE (7). The individual currents can then be summed in order to find the explicit global solution
B. Applications in the WD Domain
Not much effort has been devoted to the development of applications of the W function in the WD domain. In [11] an explicit one-port WD version of the Shockley model (6) is obtained substituting (1) in (6) and using the W function
In addition, in [11] a one-port diode clipper model containing two identical anti-parallel diodes is presented, where only one of the two diodes is conducting at any time. This way the port current can be approximated with the forward current passing through the conducting diode, while ignoring the reverse leakage current of the other diode. The resulting wave mapping is
where sgn(a) is a function returning the sign of a and suggests which diode is conducting. In [37] an improvement of this model of the diode clipper is proposed. Both in [11] and in [37] the diodes characterizing the NLE are assumed to be equal (i.e., same ideality factor and saturation current). In this paper we will discuss the more general case where diodes are not necessarily identical.
III. EXPLICIT WD MODELS OF ONE-PORT NLEs
In order to search for an explicit wave mapping that describes a one-port NLE containing exponentials, we can start from its description in the K domain and then repurpose it in the WD domain. One common way to do so is writing the K port variables directly as (1), but often this substitution leads to complicated systems to solve. One general procedure for determining explicit wave mappings in a straightforward fashion consists of three main steps. We first write the port current, or the port voltage, as
We then rearrange the system, searching an equation that fits the general form (3) presented in [25] . The unknown variable y can either be V or I, depending on how the substitution was performed. If we succeed in turning the system in the form (3), we obtain an explicit solution for y using (4). We can finally compute the reflected wave using
When dealing with one-port NLEs we can often resort to exploiting what we refer to as the "K Domain Analogy" (KDA), which consists of replacing the circuit that the NLE connects to with its Thévenin equivalent, and deriving from this simplified representation the corresponding wave mapping. More specifically, if V E is the voltage generator of the Thévenin equivalent and R E its series resistance, as shown in Fig. 4 , setting V E = a and R E = R 0 , the K equations describing the one-port element in series to the Thévenin equivalent become identical to (11) . Therefore, if we already have K equations expressing I or V of a one-port NLE in series to a Thévenin equivalent, we could skip the first two steps of the procedure and derive the correspondent wave mapping, by simply setting V E = a, R E = R 0 and then using (12) .
A. Derivation of the Diode Model Using the KDA
Let us now apply the KDA to the same circuit that was analyzed in [26] . Starting from the GDE (7), we derive an explicit equation, expressing the port voltage V as a function of the incident wave a = V E and the reference port resistance
Finally, substituting (13) in (12), we obtain exactly the same result presented in [11] (9) while skipping all the algebra needed in the second step of the procedure.
B. Parallel and Anti-Parallel Bank of Diodes Model
We apply the KDA to the multi-exponential model represented in Fig. 1 , where the NLE is a parallel bank of N diodes. As discussed in [35] and [36] we cannot compute the global current I of the model in Fig. 1 with explicit equations, but we can do it using the alternative model in Fig. 2 . So starting from (8), we easily derive the following wave mapping:
where η n and I s n are the ideality factor and the saturation current of the nth diode, R 0 is the reference port resistance and λ n is its multiplicative factor relative to the nth branch. When N = 1 and λ 1 = 1, the scattering equation (14) coincides with (9) . Notice that this result could not have been obtained by blindly applying the three-step-procedure described at the beginning of this Section, as any of the terms that play the role of y in (3) are neither port currents nor port voltages. In this case, in fact, the "y variables" are the currents passing through each diode branch, which all contribute to the global port current of the NLE. This, however, does not affect the generality of the threestep-procedure as its validity relies on the fact that R 0 is split into N series resistances λ n R 0 to begin with. Both a parallel bank of diodes, such as the one in Fig. 1 ; and a parallel bank of diodes with a series resistance in each branch, such as the one in Fig. 2 ; can be described in the WD domain by the wave mapping (14) . Combining (14) with (10), we derive an even more general wave mapping describing an arbitrary number of different parallel and anti-parallel diodes
where Θ + (a) and Θ − (a) are two functions defined as
The NLE described by (15) is depicted in Fig. 3 . If all diodes are identical, λ n = N and λ m = M , (15) reduces to (10) . In general, the wave mapping (15) should be used carefully in extreme cases in which N M or M N , as the reverse bias saturation currents might be not negligible. By the way, (15) could be used for deriving a WD model of a solar cell with a multi-exponential junction [35] , [36] . In Section V other possible applications of (15) are shown.
IV. EXPLICIT WD MODELS OF MULTI-PORT NLEs
In this Section we focus on the modeling of multi-port NLEs. In particular, we present an extension to the multi-port case of the procedure proposed in Section III for deriving a new family of NLEs in the WD domain (using explicit wave mappings). We finally offer a definition of Simplified Models, which are approximations of circuits containing non-conducting diodes. These models can be useful to widen the class of circuits that can be implemented in the WD domain.
A. Sign Conventions for Port Variables in n-Terminal NLEs
Each port of a generic NLE has two prongs, which share the same value of current (the current through one prong equals the current through the other one), called port current, which has a well-defined reference orientation. In this work we define the coupled port voltage variable according to the passive sign convention as shown in Fig. 3 . In traditional one-port NLEs the port current enters the NLE and passes through it. When it comes to defining the ports of a multi-terminal NLE, the situation can easily become more complicated. Instead of defining waves with reference to the NLE, it will often be more practical to define them with reference to the load that is connected to the NLE, rather than with reference to the NLE itself. This results in a change of the reference orientation of the port current as it enters the load instead of the NLE. The change of the reference orientation of the port current implies a change of the roles of the incident and the reflected waves (a and b). For this reason we will need to flip the sign of the waves when defining the port current. This fact was already pointed out in [17] . In order to clarify this, let us first consider the simplest case of a circuit with a one-port NLE in Fig. 4(a) and the relative WD implementation in Fig. 4(b) . This is a configuration where port variables can be defined with reference the NLE (port current entering the NLE). When port variables are defined this way, we will refer to the port as a Port of the First Type (PFT). The 3-terminal NLE in Fig. 5(a) , on the other hand, cannot be easily described using PFTs. In this case it is more convenient to define port variables with reference to the loads that are connected to the NLE, i.e., to pick the reference port currents as entering such loads, as done in [17] . This means interpreting the port configuration as shown in Fig. 5(b) . As we can see, two of such ports connect to each other through a prong (ground), which is not a terminal of the NLE. When a port current is defined as directed outward with respect to the NLE, as in the case of Fig. 5(a) , we will talk about a Port of the Second Type (PST). While the two prongs of a PFT are always, by definition, terminals of the NLE that we are modeling, in the case of a PST one of the two prongs might not be a terminal of the NLE. In this case it is often useful to choose ground as common external prong of many ports. We can deduce, therefore, that the number of ports N of a generic n-terminal NLE with n > 2 may vary according to the topology of the reference circuit in the range 1 ≤ N ≤ N max , where
In the light of this in Section V we will present a novel model for a generic 3-terminal BJT with N max (3) = 6 ports (31). In order to accommodate PFTs and PSTs we will adopt the following notation for port voltages and port currents:
where δ p = 1 when in the case of a PFT and δ p = −1 in the case of a PST. In general, a NLE is modeled using either all PFTs or PSTs.
B. WD Multi-Port NLEs Derivation
In this Subsection we will describe how to derive WD exponential and explicit multi-port models. We will begin with the simplest case of a NLE made of only one subcircuit and then we will address the general case of a NLE made of K subcircuits that can be independently analyzed. For instance, the circuit in Fig. 7 has a NLE containing K = 2 independently analyzable subcircuits, which are the two separated diodes.
Let us first consider the simplest case of a single subcircuit and assume that the whole NLE be connected to the rest of the circuit through N ports, which in this Subsection are indicated with integers 1, 2, . . . , N. Let us derive a system of equations describing the subcircuit in the K domain. We then express the Kirchhoff variables of the generic port x with 1 ≤ x ≤ N , using one of the two formulas
We refer to the unknown variable as y, which is either a port voltage or a port current. In order to find explicit wave mappings we need to express each port variable as a linear function of y. If the unknown variable is a port voltage, e.g., y = V 1 , then each port voltage V x must satisfy the equation
where τ x and ρ x are scalar functions of the incident waves and the reference port resistances, i.e., they can be written as τ 
. , R 0N ).
Similarly, if the unknown variable is a port current, e.g., y = I 1 , then each port current I x must satisfy the equation
where, again, ζ x and ν x are scalar functions, which can be written as ζ 
T , we obtain a matrix formulation of the mutual relations between port voltages 
Similarly, by defining
Let us now consider the more general case in which the NLE is constituted of K independently analyzable subcircuits as, for instance, the NLE in Fig. 7 where K = 2. In this case the derivation described before would be applied separately for each subcircuit. Let us assume that each subcircuit has N k ports, so that the total number of ports of the NLE is K k=1 N k . In general, we will end up with N explicit scattering vector functions in one of the two forms (23) .
C. Simplified Models of NLEs With Diodes
Simplified Models (SMs) approximate the behavior of NLEs eliminating diodes which are "not conducting" (i.e., which ones are currently not operating in the first quadrant of their IV characteristics). Such models are based on what we know about the mutual relations between terminal potentials. Thanks to this simplification we can transform many NLEs that could not be modeled with explicit wave mappings into something that now belongs to the family of NLEs described in Section IV-B. In order for this approach to be effective, we might need to approximate the target NLE with different SMs, which take turn depending on how the mutual relations between the potentials of the terminals change. An example of use of SMs is the transformerless ring modulator model of Fig. 6 [38] . In a traditional ring modulator, if we denote the modulator waveform by V in and the carrier waveform by V c , the voltage at the two input nodes is given by V c + V in /2 and V c − V in /2. The circuit of Fig. 6 can be approximated using two different SMs. The first model (Fig. 7) describes the ring modulator when V c > 0, in which case we remove the non-conducting diodes D CA and D BD . Similarly, when V c < 0, we remove D AB and D DC . This, indeed, is an approximation because the actual voltages applied to the diodes are also affected by the contribution of both V in /2 and the resistive voltage loss on R in . However, in this particular example, we can assume V in V c , therefore this approximation is expected not to significantly affect the circuit behavior.
While identifying SMs is readily done through visual circuit inspection, the selection of which SM is active during the WD simulation might not be as straightforward. The problem, in fact, is to select which SM is active at any time using just the values of incident waves a. The state of activation of a diode depends on the sign of the voltage at its terminals, which must be derived from the port voltages V , which, in turn, must be derived from a. As V generally depends on a and b, this might prove tricky. However, in some cases, the information we need on V can be derived from properties of a only, e.g., sgn(a). Examples are the ring modulator WD model in Section V-C and the one-ports characterized by the wave mappings 10 and 15. A similar discussion about one-port NLEs is also given in [37] where a diode-clipper is analyzed. Here we extend that discussion to the multi-port case.
In general, the K-WD map for a generic N -port element can be written in matrix form as
where E N is the (N × N ) identity matrix. The K-WD transformation 24, characterized by matrix T is, in fact, independent of the internal complexity of the multi-port element, as it is performed in a port-wise fashion. Therefore, considering the IV characteristics at each port, we can use (24) to check if the mutual relations between elements of the vector V are mapped onto corresponding mutual relations between elements of the vector a. Similarly to what we did in [37] for the oneport case, we provide a geometric interpretation of the K-WD transformation, which can be useful to relate a to the needed information on V . If we apply the QR decomposition on T we obtain T = QR, where the two (2N × 2N ) matrices Q and R are generally of the form
where O N is an (N × N ) matrix of zeros, therefore R is diagonal (as R 0 is diagonal as well). Through (25) we can interpret the K-WD transformation as a non-uniform scaling of the N characteristics (through the matrix R) followed by a rotation of −π/4 (through the matrix Q), which is independent of the port resistance values. If a priori techniques are not sufficient for inferring which diodes are conducting, on line methods should be developed, based on the past simulation parameters. However the formalization of general methods for deriving such information is beyond the scope of this work and deserves future research.
V. EXAMPLES OF APPLICATIONS
In this Section we propose some implementations of typical circuits containing diodes or BJTs. The first two examples are possible applications of the new one-port NLEs presented in Section III-B. The other examples show different multiport NLEs belonging to the new family of NLEs described in Section IV-B, where Simplified Models (SMs) are exploited. In particular, we discuss the case of a transformerless ring modulator and some BJT amplifier configurations, which take advantage of a new 6-port general model of the BJT. This is a model that is suitable for dealing with feedback between the BJT terminals. In each simulation we evaluate W (x) using the MATLAB function lambertw and we use a sample rate of 96 kHz.
A. Half-Wave Rectifier With N Different Parallel Diodes
We employ the NLE depicted in Fig. 2 and characterized by the wave mapping (14) for designing a parametric Half-Wave Rectifier (HWR) with a bank of different parallel diodes. The simple reference circuit, consisting of a real sinusoidal voltage generator V E (t) = g E (sin(2 π f 0E t)) in series with a resistance R E = 8 Ω and the one-port NLE, is shown in Fig. 4(a) . The NLE is modeled using one PFT. In this Subsection we assume the real voltage generator V E has an internal series resistance R s . The WD implementation is drawn in Fig. 4(c) . In order to accurately model the NLE, we need to properly select the λ n parameters in (14) . The simplest situation is when the N diodes are identical. In this case, as already mentioned in Section III-B, we should set λ n = N . In more complex scenarios the N parallel diodes have different parameter values. As an example, we set N = 2,
−12 A and different ideality factors; η 1 = 0.5 an η 2 = 1. Experimentally we found that, setting λ 1 = λ 2 = 1.892, the WD model grasps the circuit behavior. Fig. 8 shows the comparison between the WD and SPICE output voltage signals.
B. Electrical Damper
We can use (15) to implement an electrical damper with different attack and release time constants. The reference circuit and the relative WDS are represented in Fig. 9 . A WD implementation of the electrical damper, realized with a different approach, was already presented in [10] . In our implementation diodes and their series resistances are embedded in the NLE. The NLE is modeled using one PFT. The output voltage is detected across the capacitor C in in series to the NLE. The square wave of the input voltage generator is defined as V in (t) = V bias + g in (sgn(sin (2 π f 0in t)) ). The coefficients λ N and λ M , which multiply the reference port resistance of the NLE, are tuned in order to match as accurately as possible the resistances R 1 and R 2 , which in our reference circuit are 4 Ω and 1 Ω, respectively. The circuit parameters and the corresponding actual values of the WD simulation are:
−12 A and I s M = 10 −12 A. Fig. 10 shows the output voltage profile; the good behavior of the WDS is verified comparing it to a SPICE simulation.
C. Ring Modulator
In this Subsection we present an implementation of the ring modulator characterized by higher accuracy w.r.t. the existing solutions in the literature on WDFs [18] . We model the NLE using Let us choose I B = y as independent port variable; therefore, according to (20) , we can express the port current I A as a linear function of I B by writing I A = −I B . So in this example the parameters of equation (20) are simply ζ B = −1 and ν B = 0. Writing port voltages as functions of incident waves, port currents and port resistances, according to (18) , we obtain
Eq. (27) is attributable to the form (3), setting
Then through (4) we derive an explicit expression for I B . The wave mappings for ports A and B are found using (23)
The wave mappings for ports C and D are derived likewise. The equations characterizing the complementary SM are similar to those already shown. The choice of the most suitable SM at each iteration step is performed according to the considerations explained in Section IV-C. When V c approaches to 0 the signs of a A and a D may not agree. In this case the sign of one incident wave is chosen, e.g., a A , and a small error is introduced. The smaller the magnitude of V in w.r.t. the amplitude of V c , the smaller the error. In our simulation we chose the circuit parameters in such a way to obtain comparable results to [38] : g in = 1 V, f 0in = 500 Hz, R in = 80 Ω, g c = 1 V, f 0c = 1500 Hz, R out = 10 6 Ω, η = 2.19, I s = 10 −12 A and V t = 26 10 −3 V. Notice that V in (t) = g in (sin(2 π f 0in t)) and V c (t) = g c (sin(2 π f 0c t)), therefore with this choice of parameters the condition of having V in V c is not satisfied. Nonetheless, even in these conditions, the WD model shows a good agreement with a SPICE simulation, as shown in Fig. 11 . The mismatch is concentrated near zero crossings where the switching between SMs takes place. In addition SMs ignore the reverse-bias currents, which are not negligible near the zero-axis. 
D. Bipolar Junction Transistor Amplifiers
For modeling an n-p-n BJT we refer to the large signal EbersMoll model (EMM) [39] of Fig. 12 . We choose the reference direction of currents I C , I E and I B , referring to Collector, Emitter and Base terminals respectively, as outgoing [e.g., see Fig. 13(a) ], so that the EMM is described by the system of equations 
. Adding feedback currents to the classical EMM, we obtain an Extended Ebers-Moll model (EEMM) of the BJT with 6 PSTs (named E, B, C, CE, CB and EB)
where I CE , I EB and I CB are the port currents passing through the loads of the three feedback ports. We can employ SMs to approximate the EMM and the EEMM. If the Collector-Base junction is reverse-biased the corresponding diode is removed. The same is done if the Emitter-Base junction is reverse-biased. It can be verified that a parametrization leading to an explicit model based on the W function can be found only for SMs of the EEMM with up to 3 ports. Such 3 ports can be either the 3 terminal-ground ports E, C and B, as in Fig. 13 , or 2 of them and a feedback port having the 2 "active" terminals as prongs, as in Fig. 15 . We notice that if one of the 3 potentials at terminals is zero, we end up with a degenerate case, since the remaining 2 terminal-ground ports and the 2 corresponding feedback ports have their respective pairs of prongs in common, as in Fig. 17 . In Table I we show the parameterizations that can be used for finding explicit wave mappings of some SMs of the EEMM in relevant BJT amplifier configurations. In each row of Table I is specified which port variable is chosen as dependent variable y and also the expression of the other parameters in (3). 1) Common Collector BJT Amplifier: A 3-port NLE is used for implementing the BJT in the amplifier of Fig. 13 . The first SM of Table I is employed together with a "specular" SM describing the BJT when the Emitter-Base junction is reversebiased. V bias is set to 0 V in order to test the amplifier in cutoff mode. The other parameter values of the simulation are g in = 1.5 V, f 0in = 200 Hz, R in = 1 Ω, V g = 15 V, R g = 2 Ω, R out = 5000 Ω, V t = 25 10 −3 V, η = 1, I Es = I Cs = 45 10 −14 V, α f = 0.9 and α r = 0.8. Fig. 14 shows the voltage across R out , comparing the WD model output with a SPICE simulation. We notice that the contribute of the reversed biased Collector-Base junction is not completely negligible and this fact results in a smaller amplitude of the output voltage in SPICE.
2) Common Emitter BJT Amplifier With Base-Collector Feedback: A 3-port NLE employing both the second and the third SM of Table I is used for implementing the BJT in the amplifier of Fig. 15 . The simulation parameters are: g in = 1.5 V, f 0in = 200 Hz, R in = 1000 Ω, V bias = 2.3 V, V g = 15 V, R g = 1 Ω, R fBC = 400 Ω and R out = 8 Ω. The missing values are the same of Section V-D1. Fig. 16 shows the output current through R out . Also in this case the contribute of the reversed biased Collector-Base junction is not negligible and it results in a larger amplitude of the output current in SPICE.
3) Common Base BJT Amplifier: A 2-port NLE employing the fourth SM of Table I is used for implementing the amplifier of Fig. 17 . The simulation parameters are: g in = 5 V, Fig. 18 shows the voltage across R out . In this case the mismatch w.r.t. to SPICE is smaller, since in the Common-Base configuration, the contribute of the reverse biased Emitter-Base junction has a low impact on V out .
VI. CONCLUSIONS AND FUTURE WORK
In this work we explored the use of the Lambert W function in the WD domain for explicitly modeling exponential NLEs. We derived a new one-port wave mapping describing an arbitrary number of different parallel and antiparallel diodes. We also defined a new family of explicit WD models of multiport NLEs. We tested our models in a number of applications, including a transformerless ring modulator. We also introduced the novel 6-port EEMM model of the BJT, which allows us to describe the BJT in all the amplifier configurations that include feedback. Comparing our results to SPICE outputs we found second order mismatches, as we are forced to trade some accuracy for the possibility of finding a closed-form solution. Although perfect waveform reconstruction is not always required in virtual analog modeling, we need to be careful about unwanted artifacts, as they could be perceivable. As far as future developments are concerned, we are planning to widen the family of WD multi-port NLEs in such a way to include exponential NLEs with memory. 
